FPGA Design for Zynq that do not use the ARM CPU and not use any I/O either.

Nonsense? No, actually quite useful, they include XADC block that is connected to logic analyzer so can see the internal ADC reading, scope buffer 32K deep.

Bitfiles for Zynq ready.