Original release has contained an incorrect c16_datalatch size in c16.v module. Xilinx ISE has corrected it automatically during synthesis however now it is fixed in v1.0.1

Also reset function is improved. Now reset signal of CPU becomes active while user keeps reset button pressed.