Verilog Bus-masters in Qsys on DE1-SoC Gallery

View Full Size

created by Bruce Land • 07/29/2016 at 12:51

Qsys is Altera's interconnect tool for the FPGA Avalon bus and the ARM9 AXI bus. The ARM9 is a bus-master. I want bus control from the FPGA

2.4k

hardware

ongoing project FPGA altera TErasic Cornell ece5760 de1-soc avalon bus