Kilsyth: ECP5 FPGA and a USB 3.0 FIFO bridge Gallery

« Back to project

View Full Size

View Full Size

View Full Size

Kilsyth: ECP5 FPGA and a USB 3.0 FIFO bridge Gallery

created by Konrad Beckmann • 05/04/2019 at 15:10

An ECP5 FPGA and a FT60x FIFO USB 3.0 bridge. Useful for high speed data transfers to external hardware.

2.2k

shelved project FPGA ECP5