SPI addressable FPGA-based 7-segment display Gallery

« Back to project

View Full Size

SPI addressable FPGA-based 7-segment display Gallery

created by Drew Tayman • 04/03/2020 at 14:35

Verilog-based project that exposes a 6-digit seven segment display that can be addressed over a spi bus.

97

0

0

completed project