HW memory and bank registers are connected now, waiting to get them enabled and working in SW.

I did a small detour and updated the picture on memory banks and blocks. I wasn't happy with how it looked, and there were some thread variants missing. Hope this is easier to understand.