Kronos RISC-V Gallery

« Back to project

View Full Size

created by Sonal Pinto • 05/18/2020 at 16:05

Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations

549

hardware

completed project FPGA risc-v