Building an inverter is simple given we’ve already created an AND gate. If RESET is pulled to VCC the gate will follow the inversion of TRIG/THRES.
Note that the same ~15us delay was observed when the output transitioned to low.
A project log for 555 Timer - Timer
We've come full circle. Here's a timer made up of timers...
Building an inverter is simple given we’ve already created an AND gate. If RESET is pulled to VCC the gate will follow the inversion of TRIG/THRES.
Note that the same ~15us delay was observed when the output transitioned to low.
Discussions
Become a Hackaday.io Member
Create an account to leave a comment. Already have an account? Log In.