According to the previous evaluations (see previous logs), I should build something like this:

• PL 8 bits PWM to set amplitude (ramp up of 1st symbol and ramp down of 81st symbol)
• PL 40 bits serializer to set frequency

are two Vivado IPs receiving the 8 + 48 bits from a GPIO standard Vivado IP