A new project phase is now starting. I plan to program the relay CPU into a MAX1000 FPGA. For this, the design will be coded in VHDL. This FPGA-based CPU can then serve, for example, as a mathematical coprocessor. The software running on it could theoretically also run on the original relay system.