I'm working, very intermittently, on a softcore processor design. It has been runup on this board, and my Terasic DE2-115. The code is on github, but the documentation is sketchy. It's a 32 bit RISCish two stage pipeline design in Verilog. I also made a video of the core running my own version of the Boulderdash game.