A project log for 8-bit RISC CPU from TTL logic
yet another RISC CPU from TTL chips.
made logical model of the CPU, in Logisim - evolution.
Simulated a simple program.
Create an account to leave a comment. Already have an account? Log In.
Yes, delete it Cancel
Marsianin245
Discussions
Become a Hackaday.io Member
Create an account to leave a comment. Already have an account? Log In.