First time we have zynq loading the bitstream directly from SD card. Xilinx own solutions do not support this!
A project log for Open Source HW: Xilinx ZYNQ7000 System on Module
75x40 mm, 6 layer PCB, Xilinx XC7Z7010 FPGA, dual core ARM Cortex-A9, 32Mbyte Flash, SD, microSD, Bluetooth, 100 mil headers, single 3.3V
First time we have zynq loading the bitstream directly from SD card. Xilinx own solutions do not support this!
Discussions
Become a Hackaday.io Member
Create an account to leave a comment. Already have an account? Log In.
Why doesn't xilinx have an FSBL that supports ddrless booting??? Arghhh!
So, are you using XIP for the FSBL and App from the SD card? On my project I was trying to save OCM by running the FSBL using XIP from the flash and then loading the app to OCM. Unfortunately, I could never get the FSBL to hand off to the app properly so I am just running the FSBL and App from flash and keeping my code size as small as possible. The FSBL was ~100Kb which leaves ~150Kb for the app.
Are you sure? yes | no
That makes sense, thanks.
Are you sure? yes | no
well the decision was made to save BOM cost, PCB cost and power. Zynq board without DDR can run at 0.5W total, with DDR enabled it is always 1.2W+
Are you sure? yes | no
The most beautiful sight is a brightly lit DONE LED. :)
I'm having similar (but somewhat simpler) problems. May I ask why did you choose not to have a DDR chip on-board? Was this only to lower the BOM cost? Is it that expensive?
I decided to leave that from my board (check my project if interested) because I was afraid of the added complexity in layout / routing / assembly, but now seeing the trouble the lack of it causes I'd rather put one up. :/ Next time.
Are you sure? yes | no