See video.
FPGA + SRAM + MAX V OK
HDMI Chip ok in test mode, communication ok but no video for the moment.
Problem with NXP that didn't release the datasheet explaining how to configure the chip registers. Then I've to dig into open source code driver (Linux, Mimix, LPC4350). If I was aware of that before I'd never choose this chip.
Nevertheless things are progressing, I'm very hammy that the hardware is running.
Aside HDMI, It remains to test the overall timing for the HD video generation and of course to adapt the VHDL code to this hardware configuration.
Discussions
Become a Hackaday.io Member
Create an account to leave a comment. Already have an account? Log In.