Yann Guidon / YGDESThe design of the 3R decoder continues with this article that details all the twists and tricks that led me to write the VHDL code. It is now available in kiosks as OpenSilicium#18 !
The milestones have been finally reached but a lot of work remains before the sound and image compressors finally go live in FPGA.
Another article about the VHDL implementation
A project log for Recursive Range Reduction (3R) HW&SW CODEC
A high speed circuit design in JS and VHDL for decoding 3R bitstreams, a "quasi-entropy" code that compacts series of correlated numbers.
Discussions
Become a Hackaday.io Member
Create an account to leave a comment. Already have an account? Log In.