Ian Hanschen
Porting the GPU over to the DE2-115 so I can have a 32 bit SDRAM bus. New display, 24BPP, but it's not self-scan. Will need to add a scanline fifo that is filled often enough for the display to be scanned out while the GPU masters the bus.
We're gonna need a bigger boat
A project log for FPGA-based GPU as high speed learning platform
FPGA-based GPU and sprite engine with burst optimized design, implemented across several FPGA platforms and memory systems.
Discussions
Become a Hackaday.io Member
Create an account to leave a comment. Already have an account? Log In.