SHAOS-
CMOS NAND gate
10/03/2016 at 04:10 • 0 commentsLTSpiceIV model:
![]()
Voltage transfer curve:
![]()
When inputs both changed state threshold shifts right (blue line).
Magic layout:
![]()
3-input version (also presented in the archive):
![]()
and LTSpiceIV model for NAND3:
![]()
-
CMOS inverter
10/03/2016 at 04:03 • 0 commentsLTSpiceIV model:
![]()
Voltage transfer curve:
![]()
Magic layout for 0.5um CMOS:
![]()
Shared Silicon
Silicon proven way to reduce the cost of integrated circuit manufacturing by collaboration
