SlaveTest.zip
VHDL code for the FPGA STEbus module, to turn it into a STEbus Slave module, with 16 digital inputs, 16 digital outputs, 2 analog outputs and one analog input. See comments in the main file for details about I/O addresses used by the FPGA. IMPORTANT : the Universal FPGA module must be configured as a Slave (see user's manual)
x-zip-compressed -
10.84 kB -
04/01/2021 at 19:15
|