Just a quick log - since I'm about to start building the address decoder and connecting the CPU up to actual RAM and ROM, I thought I'd better quickly draw up a schematic for the free-run configuration before I tear it down.

Here it is:

Obviously the /HALT, /RESET and /CLK lines are connected to the circuits shown in previous logs.

As always, the EAGLE file is on Github.