*For vga frame buffer used onboard ddr3 256MB ram with xilinx mig7 memory controller
*Used double buffering for low latency
*Fractal size and vga resolution is 1024 X 768
*Fractal frame is generated one time untill next zoom
*Max iteration for fractal generation is 500
The Mandelbrot set always fascinated me. Nice to see it implemented on a FPGA like this. Thanks for sharing!