Close
0%
0%

16 Bit CPU in Verilog HDL

A very minimal pedagogical 16 bit processor based on the Harvard Architecture

Similar projects worth following
  • Description
  • Details
  • Files 10
  • Components 0
  • Logs 0
  • Instructions 0
  • Discussion 0

pc.v

v - 682.00 bytes - 09/13/2023 at 14:26

Download

README.md

md - 236.00 bytes - 09/13/2023 at 14:26

Download

topmodule.v

v - 1.22 kB - 09/13/2023 at 14:26

Download

register file.v

v - 1.21 kB - 09/13/2023 at 14:26

Download

instruction memory.v

v - 1.17 kB - 09/13/2023 at 14:26

Download

View all 10 files

Enjoy this project?

Share

Discussions

Similar Projects

Does this project spark your interest?

Become a member to follow this project and never miss any updates