Back to overview
Using an FPGA to further reduce input latency, coupled with an overkill MCU, and a dash of USB 2.0 HS. Nothing beats the cats nyan.
JPEG Image - 6.49 MB - 12/07/2023 at 00:00