Фото0719.jpg
BEFORE TESTS... and then the ternary logic for the synchronization generator of the decoder's heart ...
JPEG Image -
156.66 kB -
12/20/2017 at 13:13
|
|
Preview
|
|
Фото0717.jpg
So, day by day, vacation is already coming to an end
JPEG Image -
308.32 kB -
12/20/2017 at 13:12
|
|
Preview
|
|
Фото0716.jpg
Assembling the Decoder
JPEG Image -
356.95 kB -
12/20/2017 at 13:12
|
|
Preview
|
|
Фото0715.jpg
Trinity Keys
JPEG Image -
273.91 kB -
12/20/2017 at 13:12
|
|
Preview
|
|
Фото0714.jpg
External decoder panel, work with a jigsaw
JPEG Image -
305.00 kB -
12/20/2017 at 13:12
|
|
Preview
|
|
Фото0713.jpg
Keyboard design, a lot of mechanical work
JPEG Image -
233.46 kB -
12/20/2017 at 13:11
|
|
Preview
|
|
Фото0712.jpg
Stage preparation of keyboard keys
JPEG Image -
220.14 kB -
12/20/2017 at 13:11
|
|
Preview
|
|
Фото0711.jpg
need a ternary keyboard
JPEG Image -
284.95 kB -
12/20/2017 at 13:10
|
|
Preview
|
|
Фото0710.jpg
Binary Reed Exchange Keyboard Module
JPEG Image -
340.63 kB -
12/20/2017 at 13:10
|
|
Preview
|
|
Фото0709.jpg
Once in the ternary system.
JPEG Image -
291.38 kB -
12/20/2017 at 13:09
|
|
Preview
|
|
Фото0708.jpg
a modernized block of memory ... Sometimes it happens.
JPEG Image -
369.55 kB -
12/20/2017 at 13:09
|
|
Preview
|
|
Фото0706.jpg
The continuation of the project - there are new ideas
JPEG Image -
260.48 kB -
12/20/2017 at 13:07
|
|
Preview
|
|
Фото0705.jpg
The block of indication of a triple-decoded decoder into four lines of a physical channel
JPEG Image -
326.19 kB -
12/20/2017 at 13:07
|
|
Preview
|
|
Фото0704.jpg
Development of the ternary keyboard
JPEG Image -
326.90 kB -
12/20/2017 at 13:06
|
|
Preview
|
|
Фото0703.jpg
Block of static memory for 4 tritas and muliplexer of ternary levels
JPEG Image -
307.58 kB -
12/20/2017 at 13:06
|
|
Preview
|
|
Фото0702.jpg
Next stage of the project installation of the decoding unit
JPEG Image -
288.99 kB -
12/20/2017 at 13:06
|
|
Preview
|
|
Фото0701.jpg
Power supply of non-symmetrical ternary system level of logic 0 = +5 Volts logical level 1 = -5 Volts level of logic 2 = -2.5 Volts maximum amperage of 1.5 amps
JPEG Image -
296.61 kB -
12/20/2017 at 13:04
|
|
Preview
|
|