Close
0%
0%

Jostin

Unique individual, who independently investigates real RTL/fpga/asic hardware

Honduras
Following
Send a private message
Similar accounts worth following
1 Followers
1 Following
1 Projects
0 Likes
jostin
Send a private message

This user joined on 06/02/2026.

0
0
0
A complete graphics pipeline written in RTL Verilog, built by a single developer using open source tools. Not a soft-core. Not an emulator.
Project Owner Contributor

Building a GPU from scratch in Verilog

jostinJostin

122.2k
1,591.5k
75
2.5k
Follow for the 'Hacklet' and latest news about hackaday.io
Project Owner Contributor

Hackaday.io Project

lutetiumLutetium

Share this profile

Share

Bits

Send a private message to Jostin

Become cool instantly

Create your Hackaday.io profile like Jostin and many others

Going up?

About Us Contact Hackaday.io Give Feedback Terms of Use Privacy Policy Hackaday API

© 2026 Hackaday

Report user as inappropriate

You are about to report the user "Jostin", please tell us the reason.