The first problem I had whil working on the CPU board is that I locked out my self. I should have added an erase button. Which was easily made good for with some hot glue.
A project log for FBus: Open FPGA Realtime Bus
Defining and implementing a bus protocol that is built around low-cost FPGAs to enable modular and affordable control and DAQ systems.
The first problem I had whil working on the CPU board is that I locked out my self. I should have added an erase button. Which was easily made good for with some hot glue.
Discussions
Become a Hackaday.io Member
Create an account to leave a comment. Already have an account? Log In.