An ECP5 FPGA and a FT60x FIFO USB 3.0 bridge. Useful for high speed data transfers to external hardware.
To make the experience fit your profile, pick a username and tell us what interests you.
We found and based on your interests.
This project has not gotten a lot of my attention since I made the first rev and initial bringup.
However, people seem to find their way here and I thought I'd just leave a note about the current status of the project.
This board was designed in a rush, in order to get it done for 35C3, 2018-12-27. The goal was to have a cheap ECP5 board with a high speed PC interface and a bunch of IOs.
What is working?
What needs to be fixed?
Software?
RevB
I started working on a RevB but haven't really done any progress since I got stuck trying to figure out which high speed connectors to use. HDMI, SATA, USB-C, SYZYGY ...
At this point this project is pretty much on hold indefinitely. I started a dedicated HDMI capture/transmit project here, however after I learned about the Camlink and the reverse engineering progress that has already been made with that, there is no point in continuing that project.
However!
I made another board for 36C3, 2019-12-27, called pergola. That project is very much alive, please check it out instead. hackaday.io project page.
Create an account to leave a comment. Already have an account? Log In.
Yes I use JLC PCB and they have been completely fine for prototypes.
Good to know they perform much better than their specs. Thanks!
Looking at the (unfinished) Rev.B hardware files in your repo, the .8 mm BGA pitch minus the .45 mm finished dog-bone via diameter minus the 5 mil (.127 mm) escape trace divided by 2 leaves .1115 mm or 4.39 mil via-to-trace clearance - which violates JLC's capabilities by a LOT (5 mil trace to trace clearance / .245 mm (9.6 mil) via-to-trace).
(can't reply to your second comment for some reason)
4L boards have tighter tolerances, but it seems these specs are not visible after the redesign of their website.
https://web.archive.org/web/20190913143802/https://jlcpcb.com/capabilities/Capabilities
As you can see, we get 3.5 mil minimum width and spacing, 5 mil via-to-trace and so on. Rev B will be completely redesigned, the PCB file should be ignored for the time being. But Rev A has been ordered, built and tested 2018-12 and I didn't have any PCB-related issues.
Become a member to follow this project and never miss any updates
I noticed in your older board files you are escaping many of your traces at 4mil width. Is there an affordable board house that will do those tolerances? (enough to fully escape a .8 mm ECP5-256 ball)