-
FPGA Decoder Milestone
10/11/2025 at 09:20 • 0 commentsSummary
- Initial FPGA implementation complete for the decoder path.
- Lattice STA and simulation confirm the pipeline meets the timing/perf budget for <20 ms/frame at 100 MHz.
- This meets the near-term performance target on the roadmap.
Next
- Start PCB design for field testing (bring-up + measurements).
Feedback welcome
If you have any questions, recommendations, or general feedback, don’t hesitate.
gitzi